

DELPHION

RESEARCH

PRODUCTS

INSIDE DELPHION

[Log Out](#) [Work Files](#) [Saved Searches](#)

My Account

Search: Quick/Number Boolean Advanced Der

The Delphion Integrated View

Get Now: PDF | More choices...Tools: Add to Work File: [Create new Work](#)View: [INPADOC](#) | Jump to: [Top](#)[Email](#)

>Title: **JP05189383A2: MULTIPROCESSOR SYSTEM AND INTERFACE DEV**



Country: **JP Japan**

Kind: **A**

Inventor: **FOSTER DAVID J;
GARCIA ARMANDO;**

Assignee: **INTERNATL BUSINESS MACH CORP <IBM>**
[News, Profiles, Stocks and More about this company](#)

Published / Filed: **1993-07-30 / 1992-07-02**

Application Number: **JP1992000175248**

IPC Code: **G06F 15/16;**

Priority Number: **1991-07-22 US1991000733517**

Abstract: PURPOSE: To connect an interface circuit to a system bus having a shared memory by providing the interface circuit with an input connected to a microprocessor device to receive an address signal line and a control signal line.

CONSTITUTION: A global memory state machine of a processor buffered interface 22c receives inputs from a DMA controller and an inter-processor communication register. The control signal line from a local state machine is connected to a local memory 22b, and the control signal line from the global memory state machine is connected to a global bus 24 through a local processor card bus 32 and a universal bus interface 24. The global memory state machine generates a global memory address and a control signal correspondingly to local processors 22a and 28a or in response to the operation of the DMA controller or the like.


COPYRIGHT: (C)1993,JPO

INPADOC Legal Status: None [Get Now: Family Legal Status Report](#)

Designated Country: DE FR GB

Family: [Show 3 known family members](#)

Other Abstract Info: [DERABS G93-046873](#)



[Nominate this](#)

[for the Gallery...](#)



Copyright © 1997-2005 The Tho
[Subscriptions](#) | [Web Seminars](#) | [Privacy](#) | [Terms & Conditions](#) | [Site Map](#) | [Contact Us](#)